Abstract
It is suggested that the economics of present large-scale scientific computers could benefit from a greater investment in hardware to mechanize multiplication and division than is now common. As a move in this direction, a design is developed for a multiplier which generates the product of two numbers using purely combinational logic, i.e., in one gating step. Using straightforward diode-transistor logic, it appears presently possible to obtain products in under 1, μsec, and quotients in 3 μsec. A rapid square-root process is also outlined. Approximate component counts are given for the proposed design, and it is found that the cost of the unit would be about 10 per cent of the cost of a modern large-scale computer.
Keywords
Multiplier (economics)Combinational logicArithmeticLogic synthesisComputer scienceSquare rootMultiplication (music)Logic gateArithmetic logic unitDivision (mathematics)MathematicsAlgorithm
Affiliated Institutions
Related Publications
The Arithmetic Optimization Algorithm
This work proposes a new meta-heuristic method called Arithmetic Optimization Algorithm (AOA) that utilizes the distribution behavior of the main arithmetic operators in mathema...
Quantum computing and single-qubit measurements using the spin-filter effect (invited)
Many things will have to go right for quantum computation to become a reality in the lab. For any of the presently proposed approaches involving spin states in solids, an essent...
The Division of Labour in Society
Although the division of labour is not of recent origin, it was only at the end of the last century that societies began to become aware of this law, to which up to then they ha...
New spectral methods for ratio cut partitioning and clustering
Partitioning of circuit netlists in VLSI design is considered. It is shown that the second smallest eigenvalue of a matrix derived from the netlist gives a provably good approxi...
Information transfer and area-time tradeoffs for VLSI multiplication
The need to transfer information between processing elements can be a major factor in determining the performance of a VLSI circuit. We show that communication considerations al...
Publication Info
- Year
- 1964
- Type
- article
- Volume
- EC-13
- Issue
- 1
- Pages
- 14-17
- Citations
- 1754
- Access
- Closed
External Links
Social Impact
Altmetric
PlumX Metrics
Social media, news, blog, policy document mentions
Citation Metrics
1754
OpenAlex
Cite This
Christopher S. Wallace
(1964).
A Suggestion for a Fast Multiplier.
IEEE Transactions on Electronic Computers
, EC-13
(1)
, 14-17.
https://doi.org/10.1109/pgec.1964.263830
Identifiers
- DOI
- 10.1109/pgec.1964.263830